SUBTHRESHOLD LEAKAGE CONTROL BY MULTIPLE CHANNEL LENGTH CMOS (McCMOS)
نویسندگان
چکیده
In sub-micron CMOS design, non-minimum length transistors offer the possibility of achieving excellent leakage control without the disadvantages of other known leakage control techniques. Preliminary analyses indicate that one can expect leakage reduction by a factor of at least 100 (and possibly orders of magnitude higher) with only modest increases in circuit area and switched capacitance. This paper briefly reviews related leakage cor~trol techniques, describes the McCMOS technique, and presents :simulation results that are indicative of the performance of the technique.
منابع مشابه
EE 241 Spring 2005 Project FinFET Subthreshold CMOS for Ultralow-Power Applications
The scale-down of CMOS technology has been the driving force for the realization of high-performance very-large scale integration (VLSI) systems [1]. As the MOSFET channel length is reduced to 50nm and below, the suppression of the off-state leakage becomes an increasingly difficult technological challenge. However, the off-state leakage can be utilized as the operating current to achieve ultra...
متن کاملMultiple Vth CMOS for Leakage Control in Deep Submicron IC's
Multiple-threshold CMOS circuit, which has both high and low threshold transistors in a single chip, can be used to deal with the leakage problem in low voltage low power (LVLP) and high performance applications. The high threshold transistors can suppress the subthreshold leakage current, while the low threshold transistors are used to achieve the high performance. In this paper, we will intro...
متن کاملPerformance Optimization of CNFET-based Domino Logic circuits
-For many years VLSI Chip designers have been using Metal Oxide Semiconductor Field Effect Transistors (MOSFETs). As the channel length of device is reducing, effects like parametric variations and increase in leakage current have caused V-I characteristics to deviate from those of traditional MOSFETs. Hence the development of devices at deep submicron retards to some extent. Carbon Nanotube Fi...
متن کاملInterdependency Study of Process and Design Parameter Scaling for Power Optimization of Nano-CMOS Circuits under Process Variation
In sub-65nm CMOS technology, switching power and gate as well as subthreshold leakage power are the major components of total power dissipation. To achieve power-performance tradeoffs one varies different process (Tox, K, Vth,) and design parameters (VDD, W). Techniques for (i) dual-K and dual-Tox have been proposed to reduce gate leakage, (ii) dual (multiple)-Vth has been introduced to minimiz...
متن کاملNew Hybrid Digital Circuit Design Techniques for Reducing Subthreshold Leakage Power in Standby Mode
In this paper, four new hybrid digital circuit design techniques, namely, hybrid multi-threshold CMOS complete stack technique, hybrid multi-threshold CMOS partial stack technique, hybrid super cutoff complete stack technique and hybrid super cutoff partial stack technique, have been proposed to reduce the subthreshold leakage power dissipation in standby modes. Techniques available in literatu...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2013